High performance NOT, NAND and NOR logic gates composed of GaAs-nanowire (NW)-based metal-semiconductor field-effect transistors (MESFETs) were constructed on flexible plastics through a noble top-down route. The representative GaAs-NW-based MESFETs exhibited superior electrical characteristics such as a high mobility (∼3300 cm 2 V −1 s −1 ), large I on /I off ratio (∼10 8 ) and small subthreshold swing (∼70 mV/dec). The NOT, NAND and NOR logic gates showed a maximum voltage gain of 108 and logic swings of 97-99%. All of the logic gates successfully retained their electrical characteristics during 2000 bending cycles. Furthermore, the logic gates were well operated by square-wave signals of up to 100 MHz under various strain conditions. The high performances demonstrated in this study open the way to the realization of high speed flexible logic devices.
Introduction
Nanowire (NW)-based flexible electronics have been widely researched due to the increasing demand for portable and wearable applications [1, 2] . In particular, the development of high speed logic gates is essential for the realization of flexible electronics, because they are the basic building blocks in integrated circuits. Despite their importance, however, the number of studies on high speed logic gates on plastic substrates has been limited. Although there were two recent reports, on an Si-NW-based NOT gate operating at 1 MHz and a CdS-nanobelt-based NOT gate operating at 10 kHz, their performances were insufficient, considering the stateof-the-art technology [3, 4] . One of the possible origins of their relatively low speeds is the lack of ultra-high mobility in the nanomaterials used as the field-effect-transistor (FET) channels.
GaAs has been widely employed for high speed electronic devices due to its ultra-high electron mobility [5] [6] [7] . For the construction of flexible electronics, J A Rogers's group obtained GaAs wires by a top-down approach combined with the lithography of high quality wafers and anisotropic chemical etching [8] [9] [10] . This noble top-down route looks very attractive to overcome the demerits of the bottom-up approach, such as its lack of uniformity control and exact positioning. Notwithstanding, for the realization of flexible electronic systems with ultra-high performance through this route, further research is needed into the device flexibility and dynamic operation of the logic gates. In this study, using top-down-fabricated GaAs-NWs, we successfully constructed high performance NOT, NOR and NAND gates on flexible plastics. Also, their high speed operation at frequencies of up to 100 MHz was confirmed under various strain conditions.
Experimental details
The GaAs-NWs used for the construction of the logic gates were prepared by top-down methods including the lithography of GaAs wafers, anisotropic chemical etching and direct transfer. Schematic illustrations of the construction processes of the GaAs-NWs on plastic substrates are shown in figure 1 . Photoresist (PR, AZ5214) mask patterns were formed on (100)-oriented n-GaAs wafers with an Si dopant concentration of ∼10 17 cm −3 (figures 1(a) and (b)). The PR patterns should be aligned along the [011] crystalline direction of the GaAs wafer, since the crystal orientation of the wafer is one of the most important factors in the subsequent anisotropic etching step. For GaAs with a zinc blende structure, the [111] planes are the most stable [11] . In this study, an etching solution consisting of H 3 PO 4 (1 ml)/H 2 O 2 (4.6 ml)/H 2 O (118 ml) was used to etch the GaAs wafer at a temperature of 30
• C [12] . In this step, the anisotropic chemical etching generated the GaAs structures with precisely defined inverted-triangularshaped cross sections under the PR mask ( figure 1(c) ). To remove the PR mask after the anisotropic chemical etching process, the GaAs wafers with the free-standing GaAsNWs were rinsed with acetone and exposed to oxygen plasma ( figure 1(d) ). To construct logic gates based on the GaAs-NW-based MESFETs, as ohmic contact electrodes, Au (200 nm)/Ni(50 nm)/AuGe(160 nm) was formed on the GaAs-NWs by patterning and evaporation (figure 1(e)).
The channel length and width were 10 µm and 200 nm, respectively.
Subsequently, the samples were annealed at 450
• C under N 2 atmosphere to enhance their contact properties [13, 14] . To transfer the GaAs-NWs with the ohmic contact electrodes, a resin (Q-sys, NIR Q1) layer was spin-coated on polyethersulfone (PES: i-components Co. Ltd) substrates, with a thickness of 200 µm. Then, the plastic substrate was placed onto the mother substrate and the appropriate pressure was applied. To detach the GaAs-NWs, the resin layer was hardened by irradiating it with ultraviolet light ( figure 1(f) ). Finally, the GaAs-NW was transferred onto the plastic substrate by removing the mother substrate ( figure 1(g) ). The residue of the resin layer left on the plastic substrate was removed by rinsing it in ethanol solution ( figure 1(h) ). As the top-gate electrodes of the Schottky contact, Au(20 nm)/Ti(80 nm) was evaporated.
The device performances were measured by semiconductor measurement systems (HP 4155c, Agilent and SCS-4200, Keithley). The dynamic operations of the logic gates were investigated in the frequency range from 10 kHz to 100 MHz using a digital oscilloscope (DPO3052, Tektronix). The morphology of the GaAs-NWs was confirmed by scanning electron microscopy (SEM: S-4300, Hitachi). Figures 2(a)-(c) show the schematic illustrations of the GaAs-NW-based NOT, NAND and NOR gates, respectively. The NOT gates are constructed with two MESFETs for the load transistor and driver transistor on a single GaAs-NW. The NAND gates are constructed with three MESFETs, consisting of one load transistor and two driver transistors connected in series. The NOR gates use three MESFETs: however, unlike in the NOT and NAND gates, the NOR gates use two parallel GaAs-NWs to connect the two driver transistors in parallel. The SEM image reveals that the GaAs-NWs are well fabricated on the mother substrate, showing an inverted-triangular-shaped cross section with a base length of ∼200 nm and height of ∼300 nm ( figure 2(d) ). The optical image shows the GaAs-NW lines fabricated on the mother substrate ( figure 2(e) ).
Results and discussion
The electrical characteristics of the GaAs-NW-based MESFETs and various logic gates are shown in figure 2 . The I DS versus V GS curves of the two MESFETs, used in the NOT gate, show uniform electrical characteristics ( figure 3(a) ). The channels operate in n-type depletion mode, as expected [15] , and are fully depleted at a gate voltage of −0.65 V. The average values of the I on /I off ratio, subthreshold swing and field-effect mobility are estimated to be ∼10 8 , ∼70 mV/dec and ∼3300 cm 2 V −1 s −1 (V DS = 1 V), respectively [15, 16] . The I on /I off ratio is one of the highest values reported so far for NW-based FETs, and the subthreshold swing is close to the theoretical limit (60 mV/dec) [17] [18] [19] [20] . Compared with planar GaAs-based MESFETs, our GaAs-NW-based MESFETs show comparable electrical characteristics [10] . The corresponding saturation curves are shown in the inset, confirming their linearity. Figures 3(b)-(d) show the performances of the NOT, NAND and NOR gates constructed using the GaAs-NW-based MESFETs, respectively. The circuit diagrams and optical images are represented in the insets. During the measurements of the three logic gates, the supplied DC voltage (V DD ) and gate voltage of the load transistor (V L ) were fixed at 1 V and −0.6 V, respectively. Figure 3(b) shows the voltage transfer curve and corresponding gain curve for the NOT gate. The output voltage (V OUT ) was measured in the common electrodes of the two MESFETs as a function of the gate voltage of the driver transistor (V IN ). A large logic swing of ∼99% and narrow transition width of ∼0.1 V are estimated. The maximum voltage gain is ∼108, which is higher than the values previously reported for ZnO-, CdS-and Si-NW-based NOT gates [3, 4, [21] [22] [23] [24] [25] . Figures 3(c) and (d) show the output voltages of the NAND and NOR gates in the four input states, respectively (using a high voltage of 0 V and low voltage of −1 V). Large logic swings of ∼97% and ∼98% are estimated for the NAND and NOR gates, respectively. These superior characteristics of the logic gates are probably due to the combination of the superior bulk properties of the high quality GaAs wafer and low interface trap densities afforded by the process optimizations [26, 27] . The changes in the gain of the three logic gates as a function of the number of bending cycles are shown in figure 4 . One bending cycle means that the device is returned to the flat state after bending with a fixed curvature. The axis of the bending was parallel to the axis of the GaAS NWs. When the two inputs are tied together, the gains of the NAND and NOR gates can be acquired in the same manner as those of the NOT gates, and the initial gains for the NAND and NOR gates were ∼102 and ∼103, respectively [28] . Under a tensile strain of 0.8%, the voltage gains of all of the logic gates remained at more than above 87% of their initial values for up to 2000 bending cycles. Although some deterioration is observed with increasing strain value, the devices operated normally during 2000 bending cycles.
Finally, the dynamic operation properties of the NOT gate were investigated using square-wave signals at various frequencies (figure 5). At a frequency of 10 kHz, the input signals are ideally inverted to the output signals without any loss. When applying higher frequencies of 10 MHz and 100 MHz, although there is some distortion due to RC delays, the input signals are clearly inverted to the output signals. In addition, when measured under tensile strains of 1.0% and 1.2%, the input signals are also inverted to the output signals with some losses. Compared with the previous results, for such devices as Si-NW-based NOT gates operating at 1 MHz and CdS-nanobelt-based NOT gates operating at 10 kHz, our NOT gate can be operated over a wider frequency range [3, 4] . Moreover, there are no recent reports on the dynamic operation of NW-based logic gates under various external strains. Therefore, the stable dynamic operation of our devices under external strain demonstrates their potential for use in future flexible electronic devices.
Conclusion
In conclusion, high performance NOT, NAND and NOR gates composed of GaAs-NW-based MESFETs were constructed on flexible plastics through a noble top-down route. The logic gates exhibited high logic swings ranging from ∼97% to ∼99%, due to the superior electrical characteristics of the MESFETs, including their large I on /I off ratio (∼10 8 ) and small subthreshold swing (∼70 mV/dec). The logic gates retained their initial electrical characteristics for up to 2000 bending cycles, and one of these logic gates was successfully operated using square-wave signals with frequencies of up to 100 MHz under various strain conditions. Furthermore, the combination of superior electrical characteristics, excellent endurance to external strain and MHz-dynamic operations under various strains confirms the potential of these logic gates to be used for the realization of high speed and flexible electronic devices.
